

Serial No.:	09/870,531	Art Unit:	2827
--------------------	-------------------	------------------	-------------

IN THE CLAIMS

Claim 1 (currently amended): A method for fabricating a silicon based package (SBP) in the sequence as follows:

starting with a wafer composed of silicon and having a first surface and a reverse surface which are planar as the base for the SBP,

then forming an interconnection structure including multilayer conductor patterns over the first surface; [[,]]

then forming a protective overcoat layer over the interconnection structure; [[, and]]

then forming a temporary bond between the protective overcoat layer of the SBP and a wafer holder, with the wafer holder being a rigid structure; [[,]]

then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP; [[,]]

then forming via holes which extend through the UTSW; [[,]]

then forming metallization in the via holes with the metallization extending through the UTSW; and

then remove removing the temporary bond.

Claim 2 (previously presented): The method of claim 1 including bonding the metallization in the via holes to pads of a carrier.

Claim 3 (previously presented): The method of claim 1 including forming capture pads on the first surface prior to thinning the wafer.

Claim 4 (currently amended): The method of claim 1 including:

initially forming capture pads on the first surface; [[,]]

then forming the interconnection structure over the first surface and the capture pads; [[,]]

then forming the temporary bond of the wafer holder to the reverse surface; [[,]] and

then thinning the wafer, thereby forming the UTSW.

Serial No.:	09/870,531	Art Unit:	2827
--------------------	-------------------	------------------	-------------

Claim 5 (currently amended): The method of claim 1 including:

initially forming capture pads on the first surface; [[,]]
then forming interconnection structure over the first surface and the capture pads;
[[,]]
then forming the temporary bond of the wafer holder to the reverse surface,
then thinning the wafer, thereby forming the UTSW; [[,]] and
then forming the via holes through the UTSW down to the capture pads.

Claim 6 (currently amended): The method of claim 1 including:

initially forming capture pads on the first surface; [[,]]
then forming interconnection structure over the first surface and the capture pads,
then forming the temporary bond of the wafer holder to the reverse surface,
then thinning the wafer, thereby forming the UTSW; [[,]]
then forming the via holes through the UTSW down to the capture pads; [[,]]
then forming a dielectric layer over the surface of the wafer leaving the bottoms of the
via holes clear with the capture pads exposed; [[,]] and
then forming the metallization in the via holes in contact with the capture pads.

Claim 7 (currently amended): The method of claim 1 including:

initially forming capture pads on the first surface; [[,]]
then forming interconnection structure over the first surface and the capture pads
then forming the temporary bond of the wafer holder to the reverse surface; [[,]]
then thinning the wafer, thereby forming the UTSW; [[,]]
then forming the via holes through the UTSW down to the capture pads; [[,]]
then forming a dielectric layer over the surface of the wafer leaving the bottoms of the
via holes clear with the capture pads exposed; [[,]]
then depositing metal pads into the via holes in contact with the capture pads; [[,]]
and
then [[form]] forming metal joining structures on the metal pads.

Serial No.:	09/870,531	Art Unit:	2827
--------------------	-------------------	------------------	-------------

1 **Claim 8 (previously presented): The method of claim 1 including initially forming via holes**
2 **in the first surface prior to thinning the wafer.**

1 **Claim 9 (currently amended): The method of claim 1 including the steps as follows:**
2 **initially forming via holes in the first surface prior to thinning the wafer; [[,]]**
3 **then forming a dielectric layer covering the via holes.**

1 **Claim 10 (currently amended): The method of claim 1 including the steps as follows:**
2 **initially forming via holes in the first surface prior to thinning the wafer; [[,]]**
3 **then forming a dielectric layer over the surface of the wafer including the via holes;**
4 **[[,]] and**
5 **then forming a through via/cap pad layer of a first metal layer over dielectric layer**
6 **including the via holes.**

1 **Claim 11 (currently amended): The method of claim 1 including the steps as follows:**
2 **initially forming via holes in the first surface prior to thinning the wafer; [[,]]**
3 **then forming a dielectric layer over the surface of the wafer including the via holes,**
4 **then forming a through via/cap pad layer of a first metal layer over dielectric layer**
5 **including the via holes; [[,]] and**
6 **then planarizing to remove the via/cap pad layer above the surface of the dielectric**
7 **layer, thereby forming vias in the via holes.**

Serial No.:	09/870,531	Art Unit:	2827
--------------------	-------------------	------------------	-------------

Claim 12 (currently amended): The method of claim 1 including the steps as follows:

initially forming via holes in the first surface prior to thinning the wafer; [[,]]
then forming a dielectric layer over the surface of the wafer including the via holes,
then forming a through via/cap pad layer of a first metal layer over dielectric layer
including the via holes; [[,]]
then planarizing to remove the via/cap pad layer above the surface of the dielectric
layer, thereby forming vias in the via holes; [[,]] and
then forming an interconnection structure over the first surface including the first
metal layer.

Claim 13 (currently amended): The method of claim 1 including the steps as follows:

initially forming via holes in the first surface prior to thinning the wafer; [[,]]
then forming a dielectric layer over the surface of the wafer including the via holes,
then forming a through via/cap pad layer of a first metal layer over dielectric layer
including the via holes; [[,]]
then planarizing to remove the via/cap pad layer above the surface of the dielectric
layer, thereby forming vias in the via holes ; [[,[and]]
then forming interconnection structure over the first surface including the metal vias
and the first metal layer; [[,]]
then forming the temporary bond to the rigid wafer holder on the reverse surface;
[[,]] and
then thinning the wafer to the desired thickness of the UTSW.

**Please cancel claims 14-16 without prejudice to pursuit of the subject matter thereof
in a divisional application.**

Claims 14 - 24 (canceled)

Serial No.:	09/870,531	Art Unit:	2827
--------------------	-------------------	------------------	-------------

Claim 25 (currently amended): A method for fabricating a Silicon Based Package (SBP) in the sequence as follows:

starting with a wafer composed of silicon and having a first surface and a reverse surface which are planar as the base for the SBP; [[,]]

then forming an interconnection structure including multilayer conductor patterns over the first surface; [[,]]

then forming a protective overcoat layer composed of polyimide over the interconnection structure; [[,]]

then forming a temporary bond between the protective overcoat layer of the SBP and a wafer holder, with the wafer holder being a rigid structure; [[,]]

then thinning the reverse surface of the wafer to a desired thickness to form an Ultra Thin Silicon Wafer (UTSW) for the SBP; [[,]]

then forming via holes which extend through the UTSW; [[,]]

then forming metallization in the via holes with the metallization extending through the UTSW; [[,]] and

then removing the temporary bond.

Claim 26 (currently amended): The method of claim 25 including:

forming the temporary bond with polyimide; [[,]], and

releasing the temporary bond by laser ablation.

Please cancel claim 27 without prejudice to pursuit of the subject matter thereof in a divisional application.

Claims 27 (canceled)

Serial No.:	09/870,531	Art Unit:	2827
-------------	------------	-----------	------

1 Claim 30 (currently amended): The method of claim 1 [[29]] including the UTSW having a
2 desired thickness including the steps performed in the sequence as follows:

3 ~~performing a step of forming an interconnection structure including multilayer~~
4 ~~conductor patterns over the first surface of the silicon wafer;~~

5 ~~then forming a protective overcoat layer over the interconnection structure;~~

6 ~~[[then]] the step of forming the temporary bond between the protective overcoat layer~~
7 ~~of the SBP and the wafer holder leaving the reverse surface exposed;~~

8 ~~then thinning the reverse surface of the wafer to a desired thickness to form the~~
9 ~~UTSW for the SBP;~~

10 ~~then forming the via holes which extend extending through the thickness of the~~
11 ~~UTSW; and~~

12 ~~then forming the metallization in the via holes with the metallization extending~~
13 ~~through the thickness of the UTSW. [[; and]]~~

14 ~~thereafter releasing the temporary bond.~~

Please cancel claim 31 without prejudice to pursuit of the subject matter thereof in a
divisional application.

Claim 31 (canceled)